## Digitally Controlled Potentiometer (XDCP ${ }^{\text {тм }}$ )

The Intersil X93154 is a digitally controlled potentiometer (XDCP). The device consists of a resistor array, wiper switches, a control section, and nonvolatile memory. The wiper position is controlled by a 3-wire interface.

The potentiometer is implemented by a resistor array composed of 31 resistive elements and a wiper switching network. The position of the wiper element is controlled by the $\overline{\mathrm{CS}}, \mathrm{U} / \overline{\mathrm{D}}$, and $\overline{\mathrm{INC}}$ inputs. The position of the wiper can be stored in nonvolatile memory and then be recalled upon during a subsequent power-up operation.

The device is connected as a two-terminal variable resistor and can be used in a wide variety of applications including:

- Bias and Gain Control
- LCD Contrast Adjustment


## Features

- Solid-State Potentiometer
- 3-Wire Serial Interface
- 32 Wiper Tap Points
- Wiper Position Stored in Nonvolatile Memory and Recalled on Power-up
- 31 Resistive Elements
- Temperature Compensated
- Maximum Resistance Tolerance of $\pm 30 \%$
- Terminal Voltage, 0 to $\mathrm{V}_{\mathrm{CC}}$
- Low Power CMOS
- $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V} \pm 10 \%$
- Active Current, 250 $\mu \mathrm{A}$ max.
- Standby Current, $1 \mu \mathrm{~A}$ max.
- High Reliability
- Endurance 200,000 Data Changes Per Bit
- Register Data Retention, 100 years
- $\mathrm{R}_{\text {TOTAL }}$ Value $=50 \mathrm{k} \Omega$
- Packages
- 8 Ld MSOP, TDFN
- Pb-free Available (RoHS Compliant)


## Pinouts



X93154
(8 LD TDFN)
TOP VIEW

*NC can be left unconnected, or connected to any voltage between $\mathrm{V}_{\text {SS }}$ and $V_{C C}$

## Ordering Information

| PART NUMBER | PART MARKING | $\mathrm{V}_{\text {CC }}$ LIMITS (V) | $\mathrm{R}_{\text {TOTAL }}(\mathrm{k} \Omega$ ) | TEMP RANGE ( ${ }^{\circ} \mathrm{C}$ ) | PACKAGE | PKG. DWG. \# |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| X93154UM8I-3* | AGK | $3 \pm 10 \%$ | 50 | -40 to +85 | 8 Ld MSOP | M8.118 |
| X93154UM8IZ-3* (Note) | AIW |  |  | -40 to +85 | 8 Ld MSOP (Pb-free) | M8.118 |
| X93154UU8IZ-3* (Note) | AKH |  |  | -40 to +85 | 8 Ld TDFN (Pb-free) | L8.2.5x2 |

*Add "T1" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
NOTE: These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and 100\% matte tin plate PLUS ANNEAL - e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.

## Block Diagram



DETAILED

## Pin Descriptions

| MSOP, TDFN | SYMBOL | BRIEF DESCRIPTION |
| :---: | :---: | :---: |
| 1 | $\overline{\mathrm{INC}}$ | Increment (INC). The $\overline{\mathrm{INC}}$ input is negative-edge triggered. Toggling $\overline{\mathrm{INC}}$ will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/D input. |
| 2 | U/ $\bar{D}$ | Up/Down (U/ $\overline{\mathrm{D}}$ ). The U/ $\overline{\mathrm{D}}$ input controls the direction of the wiper movement and whether the counter is incremented or decremented. |
| 3 | $\mathrm{R}_{\mathrm{H}}$ | $\mathbf{R}_{\mathbf{H}}$. The $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$ pins of the X 93154 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $V_{S S}$ and the maximum is $V_{C C}$. The terminology of $R_{H}$ and $R_{L}$ references the relative position of the terminal in relation to wiper movement direction selected by the U/D input. |
| 4 | $\mathrm{V}_{\text {SS }}$ | Ground. |
| 5 | NC | No Connection (or can be connected to any voltage between $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\mathrm{CC}}$.) |
| 6 | $\mathrm{R}_{\mathrm{L}}$ | $\mathbf{R}_{\mathbf{L}}$. The $\mathrm{R}_{\mathrm{H}}$ and $\mathrm{R}_{\mathrm{L}}$ pins of the X 93154 are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $V_{S S}$ and the maximum is $V_{C C}$. The terminology of $R_{H}$ and $R_{L}$ references the relative position of the terminal in relation to wiper movement direction selected by the U/D input. |
| 7 | $\overline{\mathrm{CS}}$ | Chip Select ( $\overline{\mathbf{C S}}$ ). The device is selected when the $\overline{\mathrm{CS}}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{\mathrm{CS}}$ is returned HIGH while the $\overline{\mathrm{INC}}$ input is also HIGH. After the store operation is complete, the X93154 will be placed in the low power standby mode until the device is selected once again. |
| 8 | $\mathrm{V}_{\mathrm{CC}}$ | Supply Voltage. |


| Absolute Maximum Ratings |  |
| :---: | :---: |
| Voltage on $\overline{\mathrm{CS}}, \overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}, \mathrm{R}_{\mathrm{H}}, \mathrm{R}_{\mathrm{L}}$ and $\mathrm{V}_{\mathrm{CC}}$ with respect to $V_{S S}$ | 1 V to +6.5 V |
| Maximum Resistor Current | 2 mA |

Recommended Operating Conditions
Temperature Range
$\qquad$
Supply Voltage
VCC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3 V ¹0\% (Note 6)

## Thermal Information

Storage Temperature . . . . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Temperature Under Bias . . . . . . . . . . . . . . . . . . . . . $-65^{\circ} \mathrm{C}$ to $+135^{\circ} \mathrm{C}$
Pb-free Reflow Profile . . . . . . . . . . . . . . . . . . . . . . . . . see link below
http://www.intersil.com/pbfree/Pb-FreeReflow.asp

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTES:

1. Absolute linearity is utilized to determine actual wiper voltage versus expected voltage $=\left(\mathrm{V}_{\mathrm{H}(\mathrm{n})}(\right.$ actual $)-\mathrm{V}_{\mathrm{H}(\mathrm{n})}($ expected $\left.)\right)= \pm 1 \mathrm{Ml} \mathrm{Maximum}$. $\mathrm{n}=1 . .29$ only
2. Relative linearity is a measure of the error in step size between taps $=V_{H(n+1)}-\left[V_{H(n)}+M I\right]= \pm 0.5 \mathrm{MI}, \mathrm{n}=1 . .29$ only.
3. $1 \mathrm{Ml}=$ Minimum Increment $=\mathrm{R}_{\mathrm{TOT}} / 31$.
4. Typical values are for $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ and nominal supply voltage.
5. Limits established by characterization and are not production tested.
6. When performing multiple write operations, $\mathrm{V}_{\mathrm{CC}}$ must not decrease by more than 150 mV from its initial value.
7. Parts are $100 \%$ tested at $+25^{\circ}$. Over-temperature limits established by characterization and are not production tested.

Potentiometer Specifications Over recommended operating conditions unless otherwise stated.

| SYMBOL | PARAMETER | TEST CONDITIONS/NOTES | MIN (Note 7) | TYP <br> (Note 4) | MAX <br> (Note 7) | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {TOT }}$ | End-to-End Resistance |  | 35 | 50 | 65 | $\mathrm{k} \Omega$ |
| $\mathrm{V}_{\mathrm{R}}$ | $\mathrm{R}_{\mathrm{H}}, \mathrm{R}_{\mathrm{L}}$ Terminal Voltages |  | 0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
|  | Power Rating | $\mathrm{R}_{\text {TOTAL }}=50 \mathrm{k} \Omega$ |  |  | 1 | $\begin{gathered} \mathrm{mW} \\ (\text { Note } 5) \end{gathered}$ |
|  | Noise | Ref: 1kHz |  | -120 |  | $\begin{gathered} \text { dBV } \\ (\text { Note 5) } \end{gathered}$ |
| $\mathrm{R}_{\mathrm{W}}$ | Wiper Resistance | (Note 5) |  |  | 1000 | $\Omega$ |
| ${ }^{\text {W }}$ | Wiper Current | (Note 5) |  |  | 0.6 | mA |
|  | Resolution |  |  | 3 |  | \% |
|  | Absolute Linearity (Note 1) | $\mathrm{V}_{\mathrm{H}(\mathrm{n})(\text { actual }}{ }^{-} \mathrm{V}_{\mathrm{H}(\mathrm{n})}$ (expected) |  |  | $\pm 1$ | MI (Note 3) |
|  | Relative Linearity (Note 2) | $\mathrm{V}_{\mathrm{H}(\mathrm{n}+1)}-\left[\mathrm{V}_{\mathrm{H}(\mathrm{n})+\mathrm{MI}}\right]$ |  |  | $\pm 0.5$ | MI <br> (Note 3) |
|  | $\mathrm{R}_{\text {TOTAL }}$ Temperature Coefficient | (Note 5) |  | $\pm 35$ |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{C}_{\mathrm{H}} / \mathrm{C}_{L} / \mathrm{C}_{\mathrm{W}}$ | Potentiometer Capacitances | See "Circuit \#2 SPICE Macro Model" on page 4 |  | 10/10/25 |  | pF (Note 5) |

## DC Electrical Specifications Over recommended operating conditions, unless otherwise specified.

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 7) | TYP <br> (Note 4) | $\begin{gathered} \text { MAX } \\ \text { (Note 7) } \end{gathered}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {CCO }}$ | $\mathrm{V}_{\text {CC }}$ Active Current (Increment) | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{U} / \overline{\mathrm{D}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ and $\overline{\mathrm{INC}}=0.4 \mathrm{~V} @$ max. $\mathrm{t}_{\mathrm{CYC}}$ |  | 50 | 250 | $\mu \mathrm{A}$ |
| ICC2 | VCC Active Current (Store) (EEPROM Store) | $\overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{IH}}, \mathrm{U} / \overline{\mathrm{D}}=\mathrm{V}_{\mathrm{IL}}$ or $\mathrm{V}_{\mathrm{IH}}$ and $\overline{\mathrm{INC}}=\mathrm{V}_{\mathrm{IH}} @$ max. twR |  |  | 600 | $\mu \mathrm{A}$ |
| $I_{\text {SB }}$ | Standby Supply Current | $\begin{aligned} & \overline{\mathrm{CS}}=\mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V}, \mathrm{U} / \overline{\mathrm{D}} \text { and } \overline{\mathrm{INC}}=\mathrm{V}_{\mathrm{SS}} \text { or } \\ & \mathrm{V}_{\mathrm{CC}}-0.3 \mathrm{~V} \end{aligned}$ |  |  | 1 | $\mu \mathrm{A}$ |

DC Electrical Specifications Over recommended operating conditions, unless otherwise specified. (Continued)

| SYMBOL | PARAMETER | TEST CONDITIONS | MIN (Note 7) | $\begin{gathered} \text { TYP } \\ \text { (Note 4) } \end{gathered}$ | $\begin{aligned} & \text { MAX } \\ & \text { (Note 7) } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }_{\text {LI }}$ | CS | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {CC }}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | CS | $V_{C C}=3 \mathrm{~V}, \overline{\mathrm{CS}}=0$ | 60 | 100 | 150 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{LI}}$ | $\overline{\mathrm{INC}}$, U/D Input Leakage Current | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {SS }}$ to $\mathrm{V}_{\mathrm{CC}}$ |  |  | $\pm 1$ | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\mathrm{IH}}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ Input HIGH Voltage |  | $\mathrm{V}_{\mathrm{CC}} \times 0.7$ |  | $\mathrm{V}_{C C}+0.5$ | V |
| $\mathrm{V}_{\mathrm{IL}}$ | $\overline{\mathrm{CS}}, \overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ Input LOW Voltage |  | -0.5 |  | $\mathrm{V}_{\mathrm{CC}} \times 0.1$ | V |
| (Note 5) | $\overline{\mathrm{CS}}, \overline{\mathrm{INC}}, \mathrm{U} / \overline{\mathrm{D}}$ Input Capacitance | $\mathrm{V}_{\mathrm{CC}}=3 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=\mathrm{V}_{\text {SS }}, \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ |  |  | 10 | pF |

## Endurance and Data Retention

| PARAMETER | MIN | UNIT |
| :---: | :---: | :---: |
| Minimum endurance | 200,000 | Data changes per bit |
| Data retention | 100 | Years |

## Test Circuit \#1



## Circuit \#2 SPICE Macro Model



## AC Conditions of Test

| Input pulse levels | 0 V to 3 V |
| :--- | :--- |
| Input rise and fall times | 10 ns |
| Input reference levels | 1.5 V |

AC Electrical Specifications Over recommended operating conditions unless otherwise specified.

| SYMBOL | PARAMETER | $\begin{gathered} \text { MIN } \\ (\text { Note } 7) \end{gathered}$ | $\begin{gathered} \text { TYP } \\ \text { (Note 4) } \end{gathered}$ | $\begin{aligned} & \text { MAX } \\ & \text { (Note 7) } \end{aligned}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ${ }^{\text {c }}$ I | $\overline{\mathrm{CS}}$ to $\overline{\mathrm{INC}}$ Setup | 100 |  |  | ns |
| $t_{\text {ID }}$ | $\overline{\mathrm{INC}}$ HIGH to U/D Change | 100 |  |  | ns |
| $t_{\text {DI }}$ | U/ $\overline{\mathrm{D}}$ to INC Setup | 100 |  |  | ns |
| $\mathrm{t}_{\mathrm{LL}}$ | $\overline{\text { INC L LOW Period }}$ | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{H}}$ | $\overline{\text { INC HIGH Period }}$ | 1 |  |  | $\mu \mathrm{s}$ |
| $\mathrm{t}_{1 \mathrm{C}}$ | $\overline{\text { INC }}$ Inactive to $\overline{\mathrm{CS}}$ Inactive | 1 |  |  | $\mu \mathrm{s}$ |
| ${ }_{\text {t }}^{\text {CPH }}$ | $\overline{\mathrm{CS}}$ Deselect Time (No Store) | 250 |  |  | ns |
| ${ }^{\text {CPPH }}$ | $\overline{\mathrm{CS}}$ Deselect Time (Store) | 10 |  |  | ms |
| ${ }^{\text {t }}$ CYC | $\overline{\mathrm{INC}}$ Cycle Time | 2 |  |  | $\mu \mathrm{s}$ |
| ${ }^{t_{R}, t_{F}}$ (Note 5) | $\overline{\mathrm{INC}}$ Input Rise and Fall Time |  |  | 500 | $\mu \mathrm{s}$ |
| $\mathrm{t}_{\mathrm{R}} \mathrm{V}_{\mathrm{CC}}$ (Note 5) | VCC Power-up Rate | 1.0 |  | 50 | V/ms |
| $\mathrm{t}_{\mathrm{WR}}$ | Store Cycle |  | 5 | 10 | ms |

## AC Timing



## Power-Up and Power-down Requirements

There are no restrictions on the power-up or power-down conditions of $\mathrm{V}_{\mathrm{CC}}$ and the voltages applied to the potentiometer pins provided that $\mathrm{V}_{\mathrm{CC}}$ is always more positive than or equal to $\mathrm{V}_{\mathrm{H}}$ and $\mathrm{V}_{\mathrm{L}}$, i.e., $\mathrm{V}_{\mathrm{CC}} \geq \mathrm{V}_{\mathrm{H}}, \mathrm{V}_{\mathrm{L}}$. The $V_{C C}$ ramp rate specification is always in effect.

## Pin Descriptions

## $R_{H}$ and $R_{L}$

The $R_{H}$ and $R_{L}$ pins of the $X 93154$ are equivalent to the fixed terminals of a mechanical potentiometer. The minimum voltage is $\mathrm{V}_{\mathrm{SS}}$ and the maximum is $\mathrm{V}_{\mathrm{CC}}$. The terminology of $R_{H}$ and $R_{L}$ references the relative position of the terminal in relation to wiper movement direction selected by the U/D input.

## Up/Down (U/D)

The U/D input controls the direction of the wiper movement and whether the counter is incremented or decremented.

## Increment (INC)

The $\overline{\mathrm{INC}}$ input is negative-edge triggered. Toggling $\overline{\mathrm{INC}}$ will move the wiper and either increment or decrement the counter in the direction indicated by the logic level on the U/D input.

## Chip Select ( $\overline{C S}$ )

The device is selected when the $\overline{C S}$ input is LOW. The current counter value is stored in nonvolatile memory when $\overline{\mathrm{CS}}$ is returned HIGH while the $\overline{\mathrm{INC}}$ input is also HIGH. After the store operation is complete the X 93154 will be placed in the low power standby mode until the device is selected once again.

Pin Names

| SYMBOL | DESCRIPTION |
| :---: | :--- |
| $R_{H}$ | High terminal |
| $R_{\mathrm{L}}$ | Low terminal |
| $\mathrm{V}_{\mathrm{SS}}$ | Ground |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage |
| $\mathrm{U} / \overline{\mathrm{D}}$ | Up/Down control input |
| $\overline{\mathrm{INC}}$ | Increment control input |
| $\overline{\mathrm{CS}}$ | Chip Select control input |

## Principles of Operation

There are three sections of the X93154: the input control, counter and decode section; the nonvolatile memory; and the resistor array. The input control section operates just like an up/down counter. The output of this counter is decoded to turn on a single electronic switch connecting a point on the resistor array to the wiper output. Under the proper conditions the contents of the counter can be stored in nonvolatile memory and retained for future use. The resistor array is comprised of 31 individual resistors connected in series. At either end of the array and between each resistor is an electronic switch that transfers the connection at that point to the wiper.

The wiper, when at either fixed terminal, acts like its mechanical equivalent and does not move beyond the last position. That is, the counter does not wrap around when clocked to either extreme.

If the wiper is moved several positions, multiple taps are connected to the wiper for $\mathrm{t}_{\mathrm{IW}}$ (INC to $\mathrm{V}_{\mathrm{W}}$ change). The 2-terminal resistance value for the device can temporarily change by a significant amount if the wiper is moved several positions.

When the device is powered-down, the last wiper position stored will be maintained in the nonvolatile memory. When power is restored, the contents of the memory are recalled and the wiper is set to the value last stored.

## Instructions and Programming

The $\overline{\mathrm{NC}}, \mathrm{U} / \overline{\mathrm{D}}$ and $\overline{\mathrm{CS}}$ inputs control the movement of the wiper along the resistor array. With $\overline{\mathrm{CS}}$ set LOW, the device is selected and enabled to respond to the $U / \bar{D}$ and $\overline{\mathrm{NC}}$ inputs. HIGH to LOW transitions on $\overline{\mathrm{NC}}$ will increment or decrement (depending on the state of the $U / \bar{D}$ input) a 5 -bit counter. The output of this counter is decoded to select one of thirty two wiper positions along the resistive array.

The value of the counter is stored in nonvolatile memory whenever $\overline{\mathrm{CS}}$ transitions HIGH while the $\overline{\mathrm{INC}}$ input is also HIGH. In order to avoid an accidental store during power-up, $\overline{\mathrm{CS}}$ must go HIGH with $\mathrm{V}_{\mathrm{CC}}$ during initial power-up. When performing multiple write operations, $\mathrm{V}_{\mathrm{CC}}$ must not decrease by more than 150 mV from its initial value. When left open, the $\overline{\mathrm{CS}}$ pin is internally pulled up to $\mathrm{V}_{\mathrm{CC}}$ by an internal 30 k resistor.

The system may select the X93154, move the wiper and deselect the device without having to store the latest wiper position in nonvolatile memory. After the wiper movement is performed as previously described and once the new position is reached, the system must keep INC LOW while taking $\overline{\mathrm{CS}}$ HIGH. The new wiper position will be maintained until changed by the system or until a power-up/down cycle recalled the previously stored data. In order to recall the stored position of the wiper on power-up, the $\overline{\mathrm{CS}}$ pin must be held HIGH.

This procedure allows the system to always power-up to a preset value stored in nonvolatile memory; then during system operation minor adjustments could be made. The adjustments might be based on user preference, system parameter changes due to temperature drift, or other system trim requirements.
The state of U/D may be changed while $\overline{C S}$ remains Low. This allows the host system to enable the device and then move the wiper up and down until the proper trim is attained.

## Mode Selection

| $\overline{\mathrm{CS}}$ | $\overline{\text { INC }}$ | U/D | MODE |
| :---: | :---: | :---: | :---: |
| L | 4 | H | Wiper Up |
| L | 7 | L | Wiper Down |
| $\rightarrow$ | H | X | Store Wiper Position |
| H | X | X | Standby Current |
| $\rightarrow$ | L | X | No Store, Return to Standby |
| 7 | L | H | Wiper Up (not recommended) |
| 4 | L | L | Wiper Down (not recommended) |

## Symbol Table

|  | Must be <br> steady | Will be <br> steady |
| :--- | :--- | :--- |
| May change |  |  |
| from Low to |  |  |
| High |  |  |
| May change |  |  |
| from High to |  |  |
| Low |  |  | | Will change |
| :--- |
| from Low to |
| High |
| Will change |
| from High to |
| Low |

## Applications Information

Electronic digitally controlled (XDCP) potentiometers provide three powerful application advantages:

1. The variability and reliability of a solid-state potentiometer
2. The flexibility of computer-based digital controls
3. The retentivity of nonvolatile memory used for the storage of multiple potentiometer settings or data


Two terminal variable resistor.
Variable current

## Low Voltage High Impedance Instrumentation Amplifier



## Micro-Power LCD Contrast Control



Single Supply Variable Gain Amplifier


Thin Dual Flat No-Lead Plastic Package (TDFN)


FOR EVEN TERMINALISIDE

L8.2.5x2
8 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE

| SYMBOL | MILLIMETERS |  |  | NOTES |
| :---: | :---: | :---: | :---: | :---: |
|  | 0.70 | 0.75 | 0.80 |  |
| A1 | - | - | 0.05 | - |
| A3 | 0.20 REF |  |  | - |
| b | 0.20 | 0.25 | 0.30 | 5,8 |
| D | 2.00 BSC |  |  | - |
| D2 | 0.90 | 1.00 | 1.10 | 7,8 |
| E | 2.50 BSC |  |  | - |
| E2 | 1.20 | 1.30 | 1.40 | 7,8 |
| e | 0.50 BSC |  |  |  |
| k | 0.20 | - | - | - |
| L | 0.30 | 0.40 | 0.50 | 8 |
| N | 8 |  |  |  |
| Nd | 8 |  |  |  |

Rev. 0 8/05
NOTES:

1. Dimensioning and tolerancing conform to ASME Y14.5-1994.
2. N is the number of terminals.
3. Nd refers to the number of terminals on $D$.
4. All dimensions are in millimeters. Angles are in degrees.
5. Dimension $b$ applies to the metallized terminal and is measured between 0.25 mm and 0.30 mm from the terminal tip.
6. The configuration of the pin \#1 identifier is optional, but must be located within the zone indicated. The pin \#1 identifier may be either a mold or mark feature.
7. Dimensions D2 and E2 are for the exposed pads which provide improved electrical and thermal performance.
8. Nominal dimensions are provided to assist with PCB Land Pattern Design efforts, see Intersil Technical Brief TB389.

Mini Small Outline Plastic Packages (MSOP)


NOTES:

1. These package dimensions are within allowable dimensions of JEDEC MO-187BA.
2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
3. Dimension " $D$ " does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15 mm ( 0.006 inch) per side.
4. Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. $-\mathrm{H}-$ Interlead flash and protrusions shall not exceed 0.15 mm ( 0.006 inch) per side.
5. Formed leads shall be planar with respect to one another within $0.10 \mathrm{~mm}(0.004)$ at seating Plane.
6. "L" is the length of terminal for soldering to a substrate.
7. " N " is the number of terminal positions.
8. Terminal numbers are shown for reference only.
9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08 mm ( 0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07 mm ( 0.0027 inch).
10. Datums $-\mathrm{A}-$ and $-\mathrm{B}-$ to be determined at Datum plane $-\mathrm{H}-$.
11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

M8.118 (JEDEC MO-187AA)
8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

| SYMBOL | INCHES |  | MILLIMETERS |  | NOTES |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | MIN | MAX | MIN | MAX |  |
| A | 0.037 | 0.043 | 0.94 | 1.10 | - |
| A1 | 0.002 | 0.006 | 0.05 | 0.15 | - |
| A2 | 0.030 | 0.037 | 0.75 | 0.95 | - |
| b | 0.010 | 0.014 | 0.25 | 0.36 | 9 |
| c | 0.004 | 0.008 | 0.09 | 0.20 | - |
| D | 0.116 | 0.120 | 2.95 | 3.05 | 3 |
| E1 | 0.116 | 0.120 | 2.95 | 3.05 | 4 |
| e | 0.026 BSC |  | 0.65 BSC |  | - |
| E | 0.187 | 0.199 | 4.75 | 5.05 | - |
| L | 0.016 | 0.028 | 0.40 | 0.70 | 6 |
| L1 | 0.037 REF |  | 0.95 REF |  | - |
| N | 8 |  | 8 |  | 7 |
| R | 0.003 | - | 0.07 | - | - |
| R1 | 0.003 | - | 0.07 | - | - |
| 0 | $5^{0}$ | $15^{\circ}$ | $5^{0}$ | $15^{\circ}$ | - |
| $\alpha$ | $0^{0}$ | $6^{0}$ | $0^{0}$ | $6^{0}$ | - |

Rev. 2 01/03

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

[^0]For information regarding Intersil Corporation and its products, see www.intersil.com


[^0]:    Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

